CLAIMS

What is claimed is:

1. A programmable multi-gigabit transceiver comprises:
 programmable physical media attachment (PMA) module
operably coupled to convert transmit parallel data into
transmit serial data in accordance with a programmed
serialization setting and to convert receive serial data into
receive parallel data in accordance with a programmed
deserialization setting;

programmable physical coding sublayer (PCS) module operably coupled to convert transmit data words into the transmit parallel data in accordance with a transmit interface setting and to convert the receive parallel data into receive data words in accordance with a receive interface setting:

programmable interface operably to convey the receive data words from the programmable PCS module to a programmable logic fabric section and to convey the transmit data words from the programmable logic fabric section to the programmable PCS module in accordance with a programmed logic interface setting; and

control module operably coupled to generate the programmed serialization setting, the programmed descrialization setting, the receive interface setting, the transmit interface setting, and the logic interface setting based on a desired mode of operation for the programmable multi-gigabit transceiver.

2. The programmable multi-gigabit transceiver of claim 1, wherein the programmable PMA further comprises:

a programmable PMA receiver module operably coupled to deserialize the receive serial data in accordance with the programmed deserialization setting to produce the receive parallel data; and

a programmable PMA transmitter module operably coupled to serialize the transmit parallel data in accordance with a programmed serialization setting to produce the transmit serial data.

3. The programmable multi-gigabit transceiver of claim 2, wherein the programmable PMA receiver module further comprises:

programmable analog front-end operably coupled to amplify and equalize the receive serial data to produce amplified and equalized receive serial data, wherein amplification and equalization performed by the programmable analog front-end are set in accordance with the programmed describing;

data and clock recovery module operably coupled to recover data and a clock from the amplified and equalized receive serial data to produce recovered data and a recovered clock, respectively, wherein the data and clock recovery module includes a programmable phase locked loop that is programmed in accordance with the programmed descrialization setting; and

serial-to-parallel module operably coupled to convert the recovered data into the receive parallel data, wherein rate of the receive parallel data and width of the receive parallel data are set in accordance with the programmed descrialization setting.

4. The programmable multi-gigabit transceiver of claim 2, wherein the programmable PMA transmitter module further comprises:

phase locked loop operably coupled to produce timing signals in accordance with the programmed serialization setting;

parallel-to-serial module operably coupled to convert the transmit parallel data into the transmit serial data based on the timing signals, wherein data width of the

transmit parallel data and rate of the transmit serial data are set in accordance with the programmed serialization setting; and

driver operably coupled to drive the transmit serial data on to a transmission line, wherein drive level of the driver and pre-emphasis settings of the driver is set in accordance with the programmed serialization setting.

5. The programmable multi-gigabit transceiver of claim 1, wherein the programmable PCS module further comprises:

a programmable PCS receive module operably coupled to convert the receive parallel data into receive data words in accordance with the receive interface setting; and

a programmable PCS transmit module operably coupled to convert the transmit data words into the transmit parallel data in accordance with the transmit interface setting.

6. The programmable multi-gigabit transceiver of claim 5, wherein the programmable PCS receive module further comprises:

programmable data alignment module operably coupled to align the receive parallel data in accordance with the receive interface setting to produce aligned data words, wherein size and rate of the aligned data words are set based on the receive interface setting;

programmable descramble and decode module operably coupled to descramble, decode, or pass the aligned data words in accordance with the receive interface setting to produce processed aligned data words, wherein the receive interface setting indicates descrambling, decoding, or passing of the aligned data words, wherein the receive interface setting further indicates a type of descrambling when the programmable descramble and decode module is descrambling the aligned data words and further indicates a type of decoding when the programmable descramble and decode module is decoding the aligned data words;

X-1365 US

programmable storage module operably coupled to elastic store or pass the processed data words in accordance with the receive interface setting to produce stored data words; and

programmable decode and verify module operably coupled to decode, verify or pass the stored data words in accordance with the receive interface setting and the programmed logic interface setting to produce the receive data words, wherein the receive interface setting indicates the decoding, the verifying or the passing of the stored data words, indicates a second type of decoding when the programmable decode and verify module is decoding the stored data words and indicates a type of verifying when the programmable decode and verify module is verifying the stored data words and wherein the programmed logic interface setting indicates rate and size of the received data words.

7. The programmable multi-gigabit transceiver of claim 5, wherein the programmable PCS transmit module further comprises:

programmable verify module operably coupled to verify or pass the transmit data words in accordance with the transmit interface setting and the programmed logic interface setting to produce verified transmit data words and wherein the programmed logic interface setting indicates size and rate of the transmit data words;

programmable encoding module operably coupled to encode or pass the verified transmit data words in accordance with the transmit interface setting to produce encoded data words, wherein the transmit interface setting indicates a type of encoding when the programmable encoding module is encoding the verified transmit data words;

programmable storage module operably coupled to elastic store or pass the encoded data words in accordance with the transmit interface setting to produce stored encoded data words; and

programmable scrambling module operably coupled to scramble or pass the stored encoded data words in accordance with the transmit interface setting to produce the transmit parallel data, wherein the transmit interface setting indicates a type of scrambling when the programmable scrambling module is scrambling the stored encoded data words.

8. The programmable multi-gigabit transceiver of claim 1 further comprises:

a PMA memory mapped register operable to store element settings for elements of the PMA module as indicated by the programmed serialization setting and the programmed deserialization setting; and

PCS register operable to store element settings for elements of the PCS module as indicated by the transmit and receive interface settings and the programmed logic interface setting.

9. The programmable multi-gigabit transceiver of claim 8, wherein the control module further functions to:

receive a programming setting that indicates the desired mode of operation for the programmable multi-gigabit transceiver;

convert the programming setting into the programmed serialization setting, the programmed deserialization setting, the receive interface setting, the transmit interface setting, and the logic interface setting;

provide the programmed serialization setting and the programmed describilization setting to the PMA memory mapped register; and

provide the transmit and receive interface settings and the programmed logic interface setting to the PCS register.

10. The programmable multi-gigabit transceiver of claim 8, wherein the control module further functions to:

```
determine a programming setting that indicates the
                             determine a programming setting that indicates the multi-gigabit that indicates multi-gigabit that indicates multi-gigabit that indicates the programmable multi-gigabit that indicates the programmable multi-gigabit that indicates the programmable multi-gigabit determine a programming setting that programmable multi-gigabit determine a programming the programmable multi-gigabit and indicates the programmable multi-gigabit determine a programming setting that indicates the programmable multi-gigabit determine a programming setting that indicates the programmable multi-gigabit determine a programming the programmable multi-gigabit determine a programming setting the programmable multi-gigabit determine a programming setting the programmable multi-gigabit determine a programmable multi-gigabit determine a
                                                     desired mode of operation for the programmable multi-formation; the oronant transceiver the oronant tr
                                                                                                                                                                                scelver pased on auto-configuration into the programmed setting into the programming setting accordance the programming representation accordance the programming acconvert the programming account the programming acconvert the programming acconvert the programming acconvert the programming acconvert to the programming account to the programming account to the programming acconvert to the programming account to t
                                                                                                convert the programming setting into the programme the programmed desertalization the programmed the transmit serialization setting, interface setting the receive interface setting.
                                                                                                                    serialization setting the programmed desertalization the programmed the transmit interface setting, the receive interface setting, the receive and the interface setting, and the inter
x-1365 US
                                                                                                                                        secting, the receive interface setting, and the logic interface interface the programmed envisor and interface interface the programmed interface.
                                                                                                                                                                                                                                                                crace secting, and the logic intertace setting and manny and the programmed serialization parameters to the provide the provid
                                                                                                                                                                             provide the programmed serialization setting and the provide the programmed setting to the pMA memory mapped programmed deserialization setting to the pmA memory mapped and programmed and
                                                                                                                                                                                                                                                                                                                            steri and transmit and receive interface settings are received interface.
                                                                                                                                                                                                                                                   Provide the transmit and receive interface setting to the PCS register.

The Programmed logic interface setting to the programmed logic interface setting to
                                                                                                                                                                                                                                                                                                                                                                                     The programmable multi-gigabit transceiver of claim 1, module further functions to.
                                                                                                                                                                                                                                                                                                                                                                                                                                          the control module further functions to:

to enable, to
                                                                                                                                                                                                                                                                                                                                                   generate the programmed serialization setting to enable, one element disable at least one alement of the programmed physically disable of the programmable physically disable of the programmable physically alignment of the programmable physically approgrammable physically approgrammable physically of a programmable physically approgrammable physically approgrammable physically approgrammable physically approgrammable physically approgrammable physically approgrammable physically appropriate physically
                                                                                                                                                                                                                                                                                                           wherein the control module further the control module further wherein
                                                                                                                                                                                                                                                                                                                                                                       logically disable or physically disable at least one element or physically disable of the programmable pmA receiver module of the programmable of a programmable pmA receiver module.
                                                                                                                                                                                                                 registeri
                                                                                                                                                                                                                                                                                                                                                                                                                                       generate the programmed descrialization setting to one generate the programmed or physically disable at least of the logically disable, pMA transmit module of the enable, of a programmable pMA transmit module
                                                                                                                                                                                                                                                                                                                                                                                                                                                              enable, logically disable at le
enable, of a programmable pMA transmit module of the
element of a pma module:
element approach pma module:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       generate the transmit interface setting to enable least one element interface setting to enable least one element disable at least one programmable or physically disable of the nronrammable of transmit module of the nronrammable programmable programmab
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              logically disable or physically disable at least one element at least one element at least one element programmable programmable programmable programmable programmable programmable of the programmable of the programmable of the programmable of a programmable progra
                                                                                                                                                                                                                                                                                                                                                                                                            modulei
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          generate the receive interface setting to enable, least one element or physically disable of the nroarammahle properties of physically disable of the nroarammahle properties a programmahle properties of a programmahle properties of a programmahle properties of the nroarammahle properties of a programmahle properties of a programmahle properties of the nroarammahle prope
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     programmable PMA module;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 logically disable or physically disable at least one element or physically disable of the programmable PCS receive module of the programmable of the programmable pcs receive module of the programmable pcs of the pcs
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            A programmable logic device comprises:

A programmable logic device operably coupled to provide a nivrality of clock envroes.

Clock management one of a nivrality of clock riock from one of a nivrality of clock riock riock
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               module; and
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            clock management module operably coupled to provide a plurality of clock sources; reference clock from one of a plurality of clock from the c
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  module.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    12.
```

transmit physical media attachment (PMA) module operably coupled to convert parallel transmit data into serial transmit data, wherein the transmit PMA module receives the parallel transmit data in accordance with a parallel transmit clock and transmits the serial transmit data in accordance with a serial transmit clock, wherein the transmit PMA module generates the parallel transmit clock, the serial transmit clock, and a transmit programmable logic clock based on the reference clock;

receive PMA module operably coupled to convert serial receive data into parallel receive data, wherein the receive PMA module receives the serial receive data in accordance with a serial receive clock and provides the parallel receive data in accordance with a parallel receive clock, wherein the receive PMA module generates the serial receive clock, the parallel receive clock, and a receive programmable logic clock based on the reference clock;

transmit physical coding sublayer (PCS) module operably coupled to convert transmit data words into the parallel transmit data in accordance with the parallel transmit clock;

receive PCS module operably coupled to convert the parallel receive data into receive data words in accordance with the parallel receive clock; and

programmable logic fabric operably coupled to produce the transmit data words in accordance with the transmit programmable logic clock and to process the received data words in accordance with the receive programmable logic clock.

- 13. The programmable logic device of claim 12, wherein the plurality of clock source further comprises: a low jitter external clock source, a recovered clock, and internal clock of the programmable logic fabric.
- 14. The programmable logic device of claim 12, wherein the reference clock further comprises:

```
a transmit reference clock that is provided to the
                      transmit PMA module, wherein the transmit PMA module transmit clock and the parallel transmit reference clock: and generates the transmit reference clock and clock are transmit reference clock.
                a cransmic recerence clock that is provided to the transmit pMA module wherein the transmit and the narallal transmit pMA module, wherein transmit alook and the carried transmit trans
                                 generates the serial transmit reference clock; and the transmit reference clock; and clock and clock; and clock based on the cl
                                                   a receive reference clock that is provided to the area a receive reference clock that receive pMA module a receive wherein the narallel receive receive and the narallel receive pMA module. The serial receive clock and the narallel receive pMA module.
                                                           receive PMA module, wherein the receive parallel receive clock based the serial receive reference clock
x-1365 US
                                                                                                                                     The programmable logic device of claim 12, wherein the
                                                                         on the receive reference clock.
                                                                                                                                                         The Front and oberaphy compled to be a sold and the front and operably compled to be a sold and the front and the 
                                                                                                                      programmable analog tront-end operably coupled to produce serial receive data wherein amplify and equalized serial receive data.
                                                                                                                                       amplified and equalized serial receive data, wherein the programmable amplified and equalization performed by a programmed amplification and are set in accordance with a programmed amplification and are set in accordance with a programmed amplification and are set in accordance with a programmed amplification.
                                                                                                     receive PMA module further comprises:
                                                                                                                               amplity and equalize the serial receive data, the nrong amplified and equalized serial receive and equalized serial receive and equalized serial receive and envalized serial receive and envalized serial receive data, the nrong amplified and equalized serial receive data, wherein
                                                                                                                                                  amplification and equalization performed by the programmed analog front-end are set in accordance with a programmed analog front-end earting.
                                                                                                                                                                                                                   clalization setting; module operably coupled to and chock recovery module operably and comparing and clock recovery module operably coupled to
                                                                                                                                                                              data and clock recovery module operably coupled to recovery module operably coupled and equalized and a recovery the amplified and a recover trom recoverable recover data and a recover recoverable recover recoverable and a recover recoverable and a recover recoverable and a recoverable and a recoverable and a recover recoverable and a recoverable and a
                                                                                                                                                                                        recover data and a clock from the amplified and equalized the amplified and a recovered recovered data and a clock from the amplified and a recovered data and a clock from the data and clock recovered the data and clock recovered the data and clock recovered and clock from the amplified and equalized and a recovered and clock from the amplified and clock recovered at a clock from the amplified and clock recovered and clock
                                                                                                                                                                                                  serial receive data to produce recovered data and a recovery
wherein the data inches inches a produce recovered data and clock recovery
wherein the data inches inches a produce recovered data and clock recovery
wherein the data inches inches a produce recovered data and a recovery
wherein the data and clock recovery
                                                                                                                                                                                                          module includes a programmable phase locked loop that is loop that is locked loop that is loop 
                                                                                                                                                               deserialization setting;
                                                                                                                                                                                                                              programmed in accordance with the programmed desertalization and the serial accordance with the programmed in accordance with the programmed and the receive clock and the receive clock. Parallel receive clock.
                                                                                                                                                                                                                                              receive clock, parallel receive on the recovered clock and the receive clock, parallel receive on the recovered clock and parallel receive and the recovered clock and parallel receive and the recovered clock and programmable logic and programmable clock.
                                                                                                                                                                                                                                                                                                                   rence clock; and module operably coupled to convert wherein serial-to-parallel into the narallel reneits data
                                                                                                                                                                                                                                        receive clock;
                                                                                                                                                                                                                                                                             serial-to-parallel module operably coupled to convert wherein the parallel and width of the narallel the parallel and width of the narallel the recovered data receive data and width of the narallel the recovered the receive narallel receive data and width of the narallel the recovered data receive data and width of the narallel receive data and width of the narallel receive data and width of the narallel the receive data and width of the narallel the receive data.
                                                                                                                                                                                                                                                                                      the recovered data into the parallel receive data, wherein the parallel receive data and width of the parallel receive data and with the parallel receive data and with the parallel receive data and with the parallel receive data are set in accordance with the parallel receive data are set in accordance with the parallel receive data are set in accordance with the parallel receive data.
                                                                                                                                                                                                                                                                                                 rate of the parallel receive data and width the programmed in accordance with the programmed receive data are set in accordance with the programmed.
                                                                                                                                                                                                                                                              reference clock; and
                                                                                                                                                                                                                                                                                                                                                                        The programmable logic device of claim 12, wherein the
                                                                                                                                                                                                                                                                                                              deserialization setting.
                                                                                                                                                                                                                                                                                                                                          transmit PMA module further comprises:
```

phase locked loop operably coupled to produce the serial transmit clock, the parallel transmit clock, and the transmit programmable logic clock based on the reference clock in accordance with a programmed serialization setting;

parallel-to-serial module operably coupled to convert the parallel transmit data into a serial data stream based on the serial transmit clock and the parallel transmit clock, wherein data width of the parallel transmit data and rate of the serial data stream are set in accordance with the programmed serialization setting; and

driver operably coupled to drive the serial data stream on to a transmission line as the serial transmit data, wherein drive level of the driver and pre-emphasis settings of the driver is set in accordance with the programmed serialization setting.

17. The programmable logic device of claim 12, wherein the receive PCS module further comprises:

programmable data alignment module operably coupled to align data words of the parallel receive data in accordance with a receive interface setting and the parallel transmit clock to produce aligned data words, wherein size and rate of the aligned data words are set based on the receive interface setting;

programmable descramble and decode module operably coupled to descramble, decode, or pass the aligned data words in accordance with the receive interface setting to produce processed aligned data words, wherein the receive interface setting indicates descrambling, decoding, or passing of the aligned data words, wherein the receive interface setting further indicates a type of descrambling when the programmable descramble and decode module is descrambling the aligned data words and further indicates a type of decoding when the programmable descramble and decode module is decoding the aligned data words;

programmable storage module operably coupled to elastic store or pass the processed data words in accordance with the receive interface setting to produce stored data words; and

programmable decode and verify module operably coupled to decode, verify or pass the stored data words in accordance with the receive interface setting and a programmed logic interface setting to produce the receive data words, wherein the receive interface setting indicates the decoding, the verifying or the passing of the stored data words, indicates a second type of decoding when the programmable decode and verify module is decoding the stored data words and indicates a type of verifying when the programmable decode and verify module is verifying the stored data words and wherein the programmed logic interface setting indicates rate and size of the received data words.

18. The programmable logic device of claim 12, wherein the transmit PCS module further comprises:

programmable verify module operably coupled to verify or pass the transmit data words in accordance with a transmit interface setting and a programmed logic interface setting to produce verified transmit data words and wherein the programmed logic interface setting indicates size and rate of the transmit data words;

programmable encoding module operably coupled to encode or pass the verified transmit data words in accordance with the transmit interface setting to produce encoded data words, wherein the transmit interface setting indicates a type of encoding when the programmable encoding module is encoding the verified transmit data words;

programmable storage module operably coupled to elastic store or pass the encoded data words in accordance with the transmit interface setting to produce stored encoded data words: and

programmable scrambling module operably coupled to scramble or pass the stored encoded data words in accordance

with the transmit interface setting to produce the parallel transmit data, wherein the transmit interface setting indicates a type of scrambling when the programmable scrambling module is scrambling the stored encoded data words.

- 19. A programmable multi-gigabit transceiver comprises:
- a transmit section operably coupled to convert transmit data words into transmit serial data in accordance with a transmit setting;

a receive section operably coupled to convert receive serial data stream into receive data words in accordance with a receive setting;

an interface to programmable logic section operably coupled to provide the transmit data words from the programmable logic section to the transmit section in accordance with the transmit setting and to receive the receive data words from the receive section in accordance with the receive setting; and

control module operably coupled to produce the transmit setting and the receive setting based on transceiver operational requirements.

- 20. The programmable multi-gigabit transceiver of claim 19, wherein the transmit section further comprises:
- a programmable physical coding sublayer (PCS) transmit module operably coupled to convert the transmit data words into transmit parallel data in accordance with the transmit setting; and
- a programmable physical media attachment (PMA) transmit module operably coupled to serialize the transmit parallel data in accordance with the transmit setting to produce the transmit serial data.

21. The programmable multi-gigabit transceiver of claim 20, wherein the programmable PMA transmit module further comprises:

phase locked loop operably coupled to produce timing signals in accordance with the transmit setting;

parallel-to-serial module operably coupled to convert the transmit parallel data into the transmit serial data based on the transmit setting, wherein data width of the transmit parallel data and rate of the transmit serial data are set in accordance with the transmit setting; and

driver operably coupled to drive the transmit serial data on to a transmission line, wherein drive level of the driver and pre-emphasis settings of the driver is set in accordance with the transmit setting.

22. The programmable multi-gigabit transceiver of claim 20, wherein the programmable PCS transmit module further comprises:

programmable verify module operably coupled to verify or pass the transmit data words in accordance with the transmit setting to produce verified transmit data words and wherein the transmit setting indicates size and rate of the transmit data words;

programmable encoding module operably coupled to encode or pass the verified transmit data words in accordance with the transmit setting to produce encoded data words, wherein the transmit setting indicates a type of encoding when the programmable encoding module is encoding the verified transmit data words;

programmable storage module operably coupled to elastic store or pass the encoded data words in accordance with the transmit setting to produce stored encoded data words; and

programmable scrambling module operably coupled to scramble or pass the stored encoded data words in accordance with the transmit setting to produce the transmit parallel data, wherein the transmit setting indicates a type of

scrambling when the programmable scrambling module is scrambling the stored encoded data words.

23. The programmable multi-gigabit transceiver of claim 19, wherein the receive section further comprises:

a programmable physical media attachment (PMA) receive module operably coupled to convert the receive serial data into receive parallel data in accordance with the receive setting; and

a programmable physical coding sublayer (PCS) receive module operably coupled to convert the receive parallel data into the receive data words in accordance with the receive setting.

24. The programmable multi-gigabit transceiver of claim 23, wherein the programmable PMA receive module further comprises:

programmable analog front-end operably coupled to amplify and equalize the receive serial data to produce amplified and equalized receive serial data, wherein amplification and equalization performed by the programmable analog front-end are set in accordance with the receive setting;

data and clock recovery module operably coupled to recover data and a clock from the amplified and equalized receive serial data to produce recovered data and a recovered clock, respectively, wherein the data and clock recovery module includes a programmable phase locked loop that is programmed in accordance with the receive setting; and

serial-to-parallel module operably coupled to convert the recovered data into the receive parallel data, wherein rate of the receive parallel data and width of the receive parallel data are set in accordance with the receive setting.

25. The programmable multi-gigabit transceiver of claim 23, wherein the programmable PCS receive module further comprises:

programmable data alignment module operably coupled to align the receive parallel data in accordance with the receive setting to produce aligned data words, wherein size and rate of the aligned data words are set based on the receive setting;

programmable descramble and decode module operably coupled to descramble, decode, or pass the aligned data words in accordance with the receive setting to produce processed aligned data words, wherein the receive setting indicates descrambling, decoding, or passing of the aligned data words, wherein the receive setting further indicates a type of descrambling when the programmable descramble and decode module is descrambling the aligned data words and further indicates a type of decoding when the programmable descramble and decode module is decoding the aligned data words;

programmable storage module operably coupled to elastic store or pass the processed data words in accordance with the receive setting to produce stored data words; and

programmable decode and verify module operably coupled to decode, verify or pass the stored data words in accordance with the receive setting and the programmed logic interface setting to produce the receive data words, wherein the receive setting indicates the decoding, the verifying or the passing of the stored data words, indicates a second type of decoding when the programmable decode and verify module is decoding the stored data words and indicates a type of verifying when the programmable decode and verify module is verifying the stored data words and wherein the programmed logic interface setting indicates rate and size of the received data words.

26. The programmable multi-gigabit transceiver of claim 19, wherein the control module further functions to:

receive a programming setting that indicates the desired mode of operation for the programmable multi-gigabit transceiver; and

convert the programming setting into the receive setting and the transmit setting.

27. The programmable multi-gigabit transceiver of claim 19, wherein the control module further functions to:

generate the receive setting to enable, logically disable, or physically disable at least one element of a programmable PMA receiver module of the receiver section;

generate the transmit setting to enable, logically disable, or physically disable at least one element of a programmable PMA transmit module of the transmit section;

generate the transmit setting to enable, logically disable, or physically disable at least one element of a programmable PCS transmit module of the transmit section; and

generate the receive setting to enable, logically disable, or physically disable at least one element of a programmable PCS receive module of the receive section.

28. A programmable logic device comprises:

a plurality of programmable multi-gigabit transceivers, wherein each of the plurality of programmable multi-gigabit transceivers is individually programmed to a desired transceiving mode of operation in accordance with a plurality of transceiver settings to transceive data;

programmable logic fabric operably coupled to the plurality of programmable multi-gigabit transceivers, wherein the programmable logic fabric is configured to process at least a portion of the data; and

control module operably coupled to produce the plurality of transceiver settings based on a desired mode of operation of the programmable logic device.

29. The programmable logic device of claim 28, wherein each of the plurality of programmable multi-giga bit transceivers further comprises:

programmable physical media attachment (PMA) module operably coupled to transmit parallel data into transmit serial data in accordance with a programmed serialization setting of a corresponding one of the plurality of transceiver settings and to convert receive serial data into receive parallel data in accordance with a programmed deserialization setting of the corresponding one of the plurality of transceiver settings;

programmable physical coding sublayer (PCS) module operably coupled to convert transmit data words into the transmit parallel data in accordance with a transmit PMA_PCS interface setting of the corresponding one of the plurality of transceiver settings and to convert the receive parallel data into receive data words in accordance with a receive PMA_PCS interface setting of the corresponding one of the plurality of transceiver settings; and

programmable interface operably to convey the receive data words from the programmable PCS module to the programmable logic fabric section and the convey the transmit data words from the programmable logic fabric section to the programmable PCS module in accordance with a programmed logic interface setting, wherein the control module generates the programmed serialization setting, the programmed deserialization setting, the receive PMA_PCS interface setting, the transmit PMA_PCS interface setting, and the logic interface setting based on a desired mode of operation for the programmable multi-gigabit transceiver.

30. The programmable logic device of claim 29, wherein the programmable PMA further comprises:

a programmable PMA receiver module operably coupled to convert the receive serial data into the receive parallel

 $_{\rm X-1365~US}$. PATENT

data in accordance with the programmed deserialization setting; and

a programmable PMA transmitter module operably coupled to convert the transmit parallel data into the transmit serial data in accordance with a programmed serialization setting.

31. The programmable logic device of claim 30, wherein the programmable PMA receiver module further comprises:

programmable analog front-end operably coupled to amplify and equalize the receive serial data to produce amplified and equalized receive serial data, wherein amplification and equalization performed by the programmable analog front-end are set in accordance with the programmed describilization setting;

data and clock recovery module operably coupled to recover data and a clock from the amplified and equalized receive serial data to produce recovered data and a recovered clock, respectively, wherein the data and clock recovery module includes a programmable phase locked loop that is programmed in accordance with the programmed describing; and

serial-to-parallel module operably coupled to convert the recovered data into the receive parallel data, wherein rate of the receive parallel data and width of the receive parallel data are set in accordance with the programmed deserialization setting.

32. The programmable logic device of claim 30, wherein the programmable PMA transmitter module further comprises:

phase locked loop operably coupled to produce timing signals in accordance with the programmed serialization setting;

parallel-to-serial module operably coupled to convert the transmit parallel data into the transmit serial data based on the timing signals, wherein data width of the

transmit parallel data and rate of the transmit serial data are set in accordance with the programmed serialization setting; and

driver operably coupled to drive the transmit serial data on to a transmission line, wherein drive level of the driver and pre-emphasis settings of the driver is set in accordance with the programmed serialization setting.

33. The programmable logic device of claim 29, wherein the programmable PCS module further comprises:

a programmable PCS receive module operably coupled to convert the receive parallel data into the receive data words in accordance with the receive PMA_PCS interface setting; and

a programmable PCS transmit module operably coupled to convert the transmit data words into the transmit parallel data in accordance with the transmit PMA_PCS interface setting.

34. The programmable logic device of claim 33, wherein the programmable PCS receive module further comprises:

programmable data alignment module operably coupled to align the receive parallel data in accordance with the receive PMA_PCS interface setting to produce aligned data words, wherein size and rate of the aligned data words are set based on the receive PMA_PCS interface setting;

programmable descramble and decode module operably coupled to descramble, decode, or pass the aligned data words in accordance with the receive PMA_PCS interface setting to produce processed aligned data words, wherein the receive PMA_PCS interface setting indicates descrambling, decoding, or passing of the aligned data words, wherein the receive PMA_PCS interface setting further indicates a type of descrambling when the programmable descramble and decode module is descrambling the aligned data words and further

indicates a type of decoding when the programmable descramble indicates a type of decoding the alimned data words. Tecode module 15 decoding the aligned data words; elastic coupled to elastic response in accordance response Indicates a type of decoding when the programmable designed data words; the aligned data words; and decode module storage module and decode module storage module programmable storage module operably coupled to elastic with the processed data words in accordance arrand data store or pass the processed data for arranding arrange arriver arrange. store or pass the processed data words in accordance with to produce stored data to produce stored and receive and words. and and verify module operably coupled in accordance programmable decode and verify module unrae in accordance programmable operation or nage the ethered data unrae in accordance programmable operably coupled x-1365 US programmable decode and verify module operably coupled in accordance

programmable decode and verify module words in accordance
the stored data words the nromrammen
the nromrammen
to decode, verify pMA pris interface setting and the nromrammen
to decode, the receive pMA pris interface setting and the nromrammen to decode, verify or pass interface setting and the programmed to decode, verify pwa. PCS interface the receive with interface setting to produce to produce to produce the receive pwa. PCS to produce the receive pwa. With the receive setting to produce the receive indicates the logic interface setting produce the receive setting produce interface produce interface produce interface produce produce interface produce produce interface produce interface produce produce interface produce produce interface produce logic interface setting to produce the receive data words the receive data words the receive indicates the arorad data

logic interface setting produce the receive produce the receive arorad data

wherein the receive produce the receive arorad data

wherein the receive produce the receive arorad data

aronairon arorading to produce the receive data words the receive data arorad data wherein the receive pharitains of the passing of the stored data the verifying or the passing of the stored data words; indicates a second type of decoding when the stored words; indicates and verify module is decoding when the programmable decode and rune of verifying when the arma of verifying when the stored words; indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the second ind decoding the veritying or the passing of the stored the when the worlds indicates a second type of decoding when the words indicates a second transfer module is decoding indicates a second transfer module is decoded in the second transfer module in the second transfer module is decoded in the second transfer module in the second transfer module in the second transfer module is decoded in the second transfer module in the second transfer module is decoded in the second transfer module in the second transfer modu words; and data words and indicates a type of verifying when the stored a type of verifying when the stored arting module is verifying anterior interface antiprogrammable decode and verity module is decoding the sprogrammable decode and verity module is decoding the sprogrammable decode and verity module is verifying when the data words and indicates a verify module is verifying the sprogrammable decode and verify module is verifying the sprogrammable decode and verify module is decoding the sprogrammable decode and verify module is decoded and verify module i programmable decode and verify module is verifying the setting

programmable decode and the programmed logic interface

the programmable data wherein the rereived data words

and wherein of the rereived data indicates rate and size of data words and wherein the programmed logic incertact words.

and wherein the programmed data words. The programmable logic device of claim 33, wherein the module further commitee. commable pcs transmit module operably coupled to transmit module operably coupled to transmit module operably with the transmit programmable verify module in accordance with the transmit programmable transmit data words in accordance. The programmable rearist, medule contains contain and the programmable areas transmit module or crare made of crare module further comprises:

programmable pcs transmit medule or crare module or crare modul programmable verify module operably coupled to verify or transmit in accordance with the interface programmable verify module operably coupled to verify or transmit in accordance with the interface in accordance with the interface interface setting and the programmed logic interface Pass the transmit data words in accordance with the interface interface and wherein the programmed logic interface and wherein the programmed and wherein transmit data words and the programmed and wherein transmit data words and the programmed logic interface setting and transmit data words and wherein transmit data words and wherein transmit data words and the programmed logic interface setting and transmit data words and the programmed logic interface. PMA_PCS interface setting and the programmed logic interface and wherein transmit data words and the programmed logic interface setting and the programmed logic interface setting and the programmed transmit data words and wherein transmit data words and transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words and the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce the programmed transmit data words are incomed to produce Setting to produce verified transmit data words and wherein interface setting indicates size and the programmed logic interface. of the transmit data words; operably coupled to encode in accordance with programmable encoding module operably in accordance with programmable encoding module operably coupled to encode

programmable encoding module operably coupled to encode

or pass the verified transmit data words in accordance encoded

or pass the verified interface serting to produce encoded

the transmit pma programmable encoding module operably coupled to encode

or pass the verified interface serting to produce encode

or pass the verified interface serting to produce encode

or pass the verified interface serting to produce encode

or pass the verified interface serting to produce encode

or pass the verified interface serting to produce encoded

or pass the verified interface serting to produce encoded

or pass the verified interface serting to produce encoded

or pass the verified interface serting to produce encoded

or pass the verified interface serting to produce encoded

or pass the verified interface serting to produce encoded

or pass the verified interface serting to produce encoded

or pass the verified interface serting to produce encoded or pass the veritied transmit data words in accordance with produce encoded interface setting pro interface setting to produce encoded interface setting to produce encoded transmit pmm pro interface setting to produce encoded transmit transmit pmm pro interface setting to produce encoded transmit transmit pmm pro interface setting to produce encoded to the transmit wherein the data words, time of encoding where is a time of encoding to produce encoded indicates a time of encoding when the ornarammahle encoding the transmit pwa. PCS interface setting to produce encoded indicates a time of encoding when the ornarammahle encoded indicates a time of encoding when the ornarammahle encoded indicates a time of encoding when the ornarammahle encoded indicates a time of encoded to produce encoded in the produce encoded encoded in the produce encoded in the produce encoded encoded in the produce encoded en rate of the transmit data words; data words, wherein the transmit the programmable encoding when the programmable transmit data words:

data words, type of encoding transmit data words:

indicates a type of the verified transmit data words. Le 1s encoaing the verified module operably coupled to with the programmable storage module words in accordance with the programmable accorded data words. Indicates a type of encoding when the programmable end the verified transmit data words;

the verified transmit data words to module is encoding arrane module is encoding arrane module programmable programmable storage module operably coupled to elastic with the programmable storage module words in accordance with the store or pass the encoded data words

transmit PMA_PCS interface setting to produce stored encoded data words; and

programmable scrambling module operably coupled to scramble or pass the stored encoded data words in accordance with the transmit PMA_PCS interface setting to produce the transmit parallel data, wherein the transmit PMA_PCS interface setting indicates a type of scrambling when the programmable scrambling module is scrambling the stored encoded data words.

36. The programmable logic device of claim 29, wherein each of the programmable multi-gigabit transceivers further comprises:

a PMA memory mapped register operable to store element settings for elements of the PMA module as indicated by the programmed serialization setting and the programmed describing; and

PCS register operable to store element settings for elements of the PCS module as indicated by the transmit and receive PMA_PCS interface settings and the programmed logic interface setting.

37. The programmable logic device of claim 36, wherein the control module further functions to:

receive a programming setting that indicates the desired mode of operation for the programmable multi-gigabit transceiver;

convert the programming setting into the programmed serialization setting, the programmed descrialization setting, the receive PMA_PCS interface setting, the transmit PMA PCS interface setting, and the logic interface setting;

provide the programmed serialization setting and the programmed descrialization setting to the PMA memory mapped register; and

provide the transmit and receive PMA_PCS interface settings and the programmed logic interface setting to the PCS register.

38. The programmable logic device of claim 38, wherein the control module further functions to:

determine a programming setting that indicates the desired mode of operation for the programmable multi-gigabit transceiver based on auto-configuration information;

convert the programming setting into the programmed serialization setting, the programmed deserialization setting, the receive PMA_PCS interface setting, the transmit PMA_PCS interface setting, and the logic interface setting;

provide the programmed serialization setting and the programmed descrialization setting to the PMA memory mapped register; and

provide the transmit and receive PMA_PCS interface settings and the programmed logic interface setting to the PCS register.

39. The programmable logic device of claim 29, wherein the control module further functions to:

generate the programmed serialization setting to enable, logically disable, or physically disable at least one element of a programmable PMA receiver module of the programmable PMA module;

generate the programmed deserialization setting to enable, logically disable, or physically disable at least one element of a programmable PMA transceiver module of the programmable PMA module;

generate the transmit PMA_PCS interface setting to enable, logically disable, or physically disable at least one element of a programmable PCS transmit module of the programmable PCS module; and

generate the receive PMA_PCS interface setting to enable, logically disable, or physically disable at least one

element of a programmable PCS receive module of the programmable PCS module.

40. The programmable logic device of claim 28, wherein each of the plurality of programmable multi-gigabit transceivers further comprises:

a transmit section operably coupled to convert transmit data words into an transmit serial data in accordance with a transmit setting;

a receive section operably coupled to convert receive serial data stream into receive data words in accordance with a receive setting;

an interface to programmable logic fabric operably coupled to provide the transmit data words from the programmable logic fabric to the transmit section in accordance with the transmit setting and to provide the receive data words from the receive section to the programmable logic fabric in accordance with the receive setting; and

control module operably coupled to produce the transmit setting and the receive setting based on transceiver operational requirements.

41. The programmable logic device of claim 40, wherein the transmit section further comprises:

a programmable physical coding sublayer (PCS) transmit module operably coupled to convert the transmit data words into transmit parallel data in accordance with the transmit setting; and

a programmable physical media attachment (PMA) transmit module operably coupled to serialize the transmit parallel data in accordance with the transmit setting to produce the transmit serial data.

42. The programmable logic device of claim 41, wherein the programmable PMA transmit module further comprises:

phase locked loop operably coupled to produce timing signals in accordance with the transmit setting;

parallel-to-serial module operably coupled to convert the transmit parallel data into the receive serial data based on the transmit setting, wherein data width of the transmit parallel data and rate of the transmit serial data are set in accordance with the transmit setting; and

driver operably coupled to drive the transmit serial data on to a transmission line, wherein drive level of the driver and pre-emphasis settings of the driver is set in accordance with the transmit setting.

43. The programmable logic device of claim 41, wherein the programmable PCS transmit module further comprises:

programmable verify module operably coupled to verify or pass the transmit data words in accordance with the transmit setting to produce verified transmit data words and wherein the transmit setting indicates size and rate of the transmit data words:

programmable encoding module operably coupled to encode or pass the verified transmit data words in accordance with the transmit setting to produce encoded data words, wherein the transmit setting indicates a type of encoding when the programmable encoding module is encoding the verified transmit data words;

programmable storage module operably coupled to elastic store or pass the encoded data words in accordance with the transmit setting to produce stored encoded data words; and

programmable scrambling module operably coupled to scramble or pass the stored encoded data words in accordance with the transmit setting to produce the transmit parallel data, wherein the transmit setting indicates a type of scrambling when the programmable scrambling module is scrambling the stored encoded data words.

44. The programmable logic device of claim 40, wherein the receive section further comprises:

a programmable physical media attachment (PMA) receive module operably coupled to convert the receive serial data into receive parallel data in accordance with the receive setting; and

a programmable physical coding sublayer (PCS) receive module operably coupled to convert the receive parallel data into the receive data words in accordance with the receive setting.

45. The programmable logic device of claim 44, wherein the programmable PMA receive module further comprises:

programmable analog front-end operably coupled to amplify and equalize the receive serial data to produce amplified and equalized receive serial data, wherein amplification and equalization performed by the programmable analog front-end are set in accordance with the receive setting;

data and clock recovery module operably coupled to recover data and a clock from the amplified and equalized high-speed receive serial data to produce recovered data and a recovered clock, respectively, wherein the data and clock recovery module includes a programmable phase locked loop that is programmed in accordance with the receive setting; and

serial-to-parallel module operably coupled to convert the recovered data into the receive parallel data, wherein rate of the receive parallel data and width of the receive parallel data are set in accordance with the receive setting.

46. The programmable logic device of claim 44, wherein the programmable PCS receive module further comprises:

programmable data alignment module operably coupled to align the receive parallel data in accordance with the receive setting to produce aligned data words, wherein size

and rate of the aligned data words are set based on the receive setting;

programmable descramble and decode module operably coupled to descramble, decode, or pass the aligned data words in accordance with the receive setting to produce processed aligned data words, wherein the receive setting indicates descrambling, decoding, or passing of the aligned data words, wherein the receive setting further indicates a type of descrambling when the programmable descramble and decode module is descrambling the aligned data words and further indicates a type of decoding when the programmable descramble and decode module is decoding the aligned data words;

programmable storage module operably coupled to elastic store or pass the processed data words in accordance with the receive setting to produce stored data words; and

programmable decode and verify module operably coupled to decode, verify or pass the stored data words in accordance with the receive setting and the programmed logic interface setting to produce the receive data words, wherein the receive setting indicates the decoding, the verifying or the passing of the stored data words, indicates a second type of decoding when the programmable decode and verify module is decoding the stored data words and indicates a type of verifying when the programmable decode and verify module is verifying the stored data words and wherein the programmed logic interface setting indicates rate and size of the received data words.

47. The programmable logic device of claim 40, wherein the control module further functions to:

receive a programming setting that indicates the desired mode of operation for the programmable multi-gigabit transceiver; and

convert the programming setting into the receive setting and the transmit setting.

PATENT X-1365 US

48. The programmable logic device of claim 40, wherein the control module further functions to:

generate the receive setting to enable, logically disable, or physically disable at least one element of a programmable PMA receiver module of the receiver section;

generate the transmit setting to enable, logically disable, or physically disable at least one element of a programmable PMA transceiver module of the transmit section;

generate the transmit setting to enable, logically disable, or physically disable at least one element of a programmable PCS transmit module of the transmit section; and

generate the receive setting to enable, logically disable, or physically disable at least one element of a programmable PCS receive module of the receive section.